| [1] LEE K, LEE S J, YOO H J. Low-power network-on-chip for high-performance SoC design [J]. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2006, 14(2): 148-160.
[2] ZHANG N, GU H, YANG Y, et al. QBNoC: QoS-aware bufferless NoC architecture [J]. Microelectronics Journal, 2014, 45(6): 751-758.
[3] CRISPÍN G, GÓMEZ M E, PEDRO L, et al. How to reduce packet dropping in a bufferless NoC [J]. Concurrency & Computation Practice & Experience, 2011, 23(1): 86-99.
[4] FALLIN C, CRAIK C, MUTLU O. CHIPPER: A low-complexity bufferless deflectionrouter [C]// IEEE International Symposium on High Performance Computer Architecture. USA, Washington, D C: IEEE Computer Society, 2011: 144-155.
[5] CHRYSOSTOMOU C, TATAS K, RUNCAN A R. A Dynamic fuzzy logic based routing scheme for bufferless NoCs [C]// IEEE International Conference on Computational Science and Engineering. USA, Washington, D C: IEEE Computer Society, 2012: 295-302.
[6] 苑召国, 郭大昌. 超立方体中基于极大安全链路矩阵的容错路由[J]. 广东工业大学学报, 2008, 25(1):33-37.YUAN Zhao-guo, GUO Da-chang. Fault-tolerant Routing Based on Maximum Safety-linkMatrices in Hypercube [J]. JOURNAL OF GUANGDONG UNIVERSITY OF TECHNOLOGY, 2008, 25(1): 33-37.
[7] MOSCIBRODA T, MUTLU O. A case for bufferless routing in on-chip networks [C]//Proceedings of the 36th Annual International Symposium on Computer architecture. New York, NY, USA: ACM Press, 2009: 196-207.
[8] 刘亮亮, 韩国栋, 张帆, 等. 一种无缓存片上网络交叉开关调度机制[J]. 小型微型计算机系统, 2013, 34(7): 1579-1584.LIU L L, HAN G D, ZHANG F, et al. Crossbar scheduling mechanism for bufferless network-on-chip [J]. Journal of Chinese Computer Systems, 2013, 34(7): 1579-1584.
[9] KIM H, KIM Y, KIM J H. Clumsy flow control for high-throughput bufferless on-chip networks [J]. Computer Architecture Letters, 2013, 12(2): 47-50.
[10] CAMACHO J, FLICH J, DUATO J, et al. Towards an efficient NoC topology through multiple injection ports[C]// Proceedings of the 14th Euro micro Conference on Digital System Design. USA, Washington, D C: IEEE Computer Society, 2011: 165-172.
[11] STENSGAARD M B, SPARSO J. Renoc: A network-on-chip architecture with reconfigurable topology[C]// Proceedings of the Second ACM/IEEE International Symposium on Networks-on-Chip. USA, Washington, D C: IEEE Computer Society, 2008: 55-64.
[12] 胥大成, 樊建席, 张书奎. 基于2D-Mesh的容错路由算法[J]. Computer SciXU D C, FAN J X, ZHANG S K. Fault-tolerant routing algorithm in 2D-mesh[J]. Computer Science, 2012, 39(3): 113-117.ce, 2012, 39(3): 113-117.XU D C, FAN J X, ZHANG S K. Fault-tolerant routing algorithm in 2D-mesh[J]. Computer Science, 2012, 39(3): 113-117.
[13] LU Z, ZHONG M, JANTSCH A. Evaluation of on-chip networks using deflection routing[C]// Proceedings of the 16th ACM Great Lakes symposium on VLSI. USA, New York: ACM Press, 2006: 296-301.
[14] LI M, ZENG Q A, JONE W B. DyXY - A proximity congestion-aware deadlock-freedynamic routing method for network on chip[C]// Proceedings of the 43rd annual Design Automation Conference. USA, New York: ACM Press, 2006: 849-852.
[15] XIE Y, YAO L I. NoC system-level modeling based on De Bruijn graph and systemC [J]. Journal of University of Science & Technology of China, 2011, 41(2): 183-188.
[16] YAO C, FENG C, ZHANG M, et al. Low latency multicasting scheme for bufferlesshybrid NoC-bus 3D on-chip networks [J]. Communications in Computer & Information Science, 2015, 491: 36-47. |
