Journal of Guangdong University of Technology ›› 2011, Vol. 28 ›› Issue (1): 32-37.

• Comprehensive Studies • Previous Articles     Next Articles

FPGA Design of the Dichotomous Coordinate Descent Algorithm for Complex Divider Problems

  

  1. 1.Faculty of Information Engineering;
     2.Faculty of Applied Mathematics,Guangdong University of Technology,Guangzhou 510006,China
  • Online:2011-12-25 Published:2011-12-25

HTML

PDF (PC)

3145

Abstract: Based on the dichotomous coordinate descent (DCD) algorithm,having the next iteration with the power of half step size after a successful iteration guarantees the convergence speed when it solves the problem with the linear equations.It makes it possible to get the ratio of two numbers without multiplication on FPGA.MATLAB simulation is carried out to verify that the DCD algorithm has higher convergence speed in the application．

Key words: DCD algorithm; step size; linear equations; the ratio of two numbers; divider without multiplier

［1］ Haykin S Adaptive Filter Theory［J］.Englewood Cliffs,2001,122(6):8-12．

［2］ Sayed A H，Kailath.Recursive leastsquares adaptive filters ［M］.Los Angeles： LLC Press,1999.

［3］ Doherty J F.Channel equalization as a regularized inverse problem ［M］.Pennsylvania：CRC Press,1998.

［4］ Moon T K，Stirling W C.Mathematical Methods and Algorithms for Signal Processing ［J］.Englewood Cliffs,2000,33(7):11-12.

［5］ Uribe R，Cesear T.Implementing matrix inversions in fixedpoint hardware ［J］.Xilinx DSP Mag,2005,12(1): 3235.

［6］ Zaharov V V，Teixeira M.SMIMVDR beamformer implementations for large antenna array and small sample size ［J］.IEEE Trans Circuits Syst,2008,55(8): 3317-3327.

［7］ Zakharov Y，Albu F.Coordinate descent iterations in fast affine projection algorithm ［J］.IEEE Signal Process,2005,101(12):353356.

［8］ Zakharov Y,White G and Jie Liu.Low complexity RLS algorithms using dichotomous coordinate descent iterations ［J］.IEEE Trans.Signal Process,2008,99(56): 3150-3161.

［9］ Muruganathan S D，Sesay A B.A QRDRLSbased predistortion scheme for highpower amplifier linearization ［J］.IEEE Trans.Circuits Syst,2006,53(11):1108-1112

［10］ Quan Z,Jie Liu，Zakharov Y.FPGA implementation of DCD based CDMA multiuser detector［J］.Proc Conf.DSP Cardiff,2007,21(4): 319-322.

［11］ Jie Liu,Weaver B,Zakharov Y,et al．An FPGAbased MVDR beamformer using dichotomous coordinate descent iterations［J］.Proc ICC,2007,24(28): 2551-2556.

［12］ Jie Liu,Weaver B，Zakharov Y V.FPGA implementation of multiplicationfree complex division［J］.Electronics Letters of the IEEE,2008,44(9): 68.

［13］ Kay S M,Marple S L.Spectrum AnalysisA Modern Perspective ［J］.Proc of the IEEE,1981,69(14): 1380-1419.

［14］ Xilinx XUP Virtex II P Development System ［EB/OL］.http://www．xilinx.com/univ/xupv2p.html,1990-06-18.

［15］ Bateman and Stephens I P.The DSP handbook: algorithms ［J］.Applications and design techniques,2002,39(11): 33-36.

［16］ Jie Liu,Ben Weaver,George White.FPGA Implementation of the DCD algorithm［J］.Digital Signal Processing,2007,8(3): 331-334.
No related articles found!
Viewed
Full text


Abstract

Cited
  Shared   
  Discussed   
No Suggested Reading articles found!
Copyright © 2017 Journal of Guangdong University of Technology
Add：729 East Dongfeng RD., Guangzhou PRC. Postcode: 510090
Tel：020-37626653,020-37626139,020-37626396
Email：xbzrb@gdut.edu.cn
Supported:Beijing Magtech