一种片上网络路由算法的分析与优化设计

doi:10.12052/gdutxb.160047

Abstract

Abstract: To solve XY-YX routing algorithm's problem of choosing a single key path, liable to fall into hot spot region and cannot adapt to high speed network data transmission, a modified XY-YX routing algorithm with dead-lock free XY-YX routing is set up. The modified algorithm can release the burden of link circuit. What's more, in order to adapt to the modified algorithm, a dead-lock free route is put forward to avoid the dead-lock. Simulation result shows that the modified routing algorithm, experimented on dead-lock free route, can keep lower level latency and achieve higher network throughput than XY routing algorithm and XY-YX routing algorithm.

Key words: routing algorithm, dead-lock free route, network on chip

CLC Number:

TP391

Sun Feng, Liu Yi-jun. Analysis and Optimization Design of Network-on-Chip Routing Algorithm[J].Journal of Guangdong University of Technology, 2017, 34(05): 60-64.

References 15

[1] 李超. 异步片上网络自动生成及模拟方法的研究[D]. 广州:广东工业大学计算机学院, 2014. [2] DALLY W J. Virtual-channel flow control[J]. IEEE Transactions on Parallel & Distributed Systems, 1992, 3(2):60-68. [3] 欧阳一鸣, 董少周, 梁华国. 基于2D Mesh的NoC路由算法设计与仿真[J]. 计算机工程, 2009, 35(22):227-229, 235.OUYANG Y M, DONG S Z, LIANG H G. Design and simulation of NoC routing algorithm based on 2D Mesh[J]. Computer Engineering, 2009, 35(22):227-229, 235. [4] DEHYADGARI M, NICKRAY M. Evaluation of pseudo adaptive XY routing using an object-oriented model for NOC[C]//The 17th International Conference on Microelectronics. Islamabad:IEEE, 2005:5pp, doi:10.1109/icm.2005.1590068. [5] YANG S, LI L, XU Y, et al. A power-aware adaptive routing scheme for network on a chip[C]//IEEE 20077th International Conference on ASIC. Guilin:Curran Associates, 2007:1301-1304. [6] LOTFI-KAMRAN P, RAHMANI A M, DANESHTALAB M, et al. EDXY-A low cost congestion-aware routing algorithm for network-on-chips[J]. Journal of Systems Architecture, 2010, 56(7):256-264. [7] JIANG S Y, CHEN L, LU Z, et al. Low latency routing algorithm simulation and hardware verification of NoC[C]//Electronic Engineering and Information Science:Proceedings of the International Conference of Electronic Engineering and Information Science 2015(ICEEIS 2015). Harbin:CRC Press, 2015:251-254. [8] AHMED A B, ABDALLAH A B. LA-XYZ:low latency, high throughput look-ahead routing algorithm for 3D network-on-chip (3D-NoC) architecture[C]//The 6th IEEE international symposium on embedded multicore SoCs. Aizu-Wakamatsu:IEEE,2012:167-174. [9] 王芳丽, 杜慧敏. 片上网络路由算法综述[J]. 西安邮电学院学报, 2007, 16(1):72-77.WANG F L, DU H M. The summary of network-on-chip routing algorithm[J]. Journal of Xi'an Institute of Posts and Telecommunications, 2007, 16(1):72-77. [10] 郭林林, 李光顺, 吴俊华. 基于虚拟通道非均匀分布的路由算法[J]. 计算机科学, 2014, 41(8):164-168, 177.GUO L L, LI G S, WU J H. Routing algorithm based on non-uniform distribution of virtual channel[J]. Computer Science, 2014, 41(8):164-168, 177. [11] SHIM K S, CHO M H, KINSY M, et al. Static virtual channel allocation in oblivious routing[C]//Proceedings of the 20093rd ACM/IEEE International Symposium on Networks-on-Chip. Washington D C:IEEE Computer Society, 2009:38-43. [12] JEONG Y S, LEE S E. Deadlock-free XY-YX router for on-chip interconnection network[J]. IEICE Electronics Express, 2013, 10(20):699-704. [13] MULLINS R, WEST A, MOORE S. Low-latency virtual-channel routers for on-chip networks[C]//2014 ACM/IEEE 41st International Symposium on Computer Architecture (ISCA). Washington D C:IEEE Computer Society, 2004:188-197. [14] LI M, ZENG Q A, JONE W B. DyXY-A proximity congestion-aware deadlock-free dynamic routing method for network on chip[C]//Proceedings of the 43rd annual Design Automation Conference. New York:ACM Press, 2006:849-852. [15] NICOPOULOS C A, PARK D, KIM J, et al. ViChaR:a dynamic virtual channel regulator for network-on-chip routers[C]//IEEE/ACM International Symposium on Microarchitecture. Orlando:IEEE, 2006:333-346.

Metrics

Viewed

Full text

Abstract

Cited

Shared

Discussed

Comments

Recommended 0

No Suggested Reading articles found!

Analysis and Optimization Design of Network-on-Chip Routing Algorithm

HTML

PDF (PC)

Abstract

Cite this article

share this article

References 15

Related Articles 2

Metrics

Comments

Recommended 0

[1]	WANG Dan-Dan, GUO Da-Chang, WANG Jing. A Parallel Routing Algorithm on Star Graph Network Employing the Hamiltonian Circuit Latin Square [J]. Journal of Guangdong University of Technology, 2011, 28(1): 62-67.
[2]	ZOU Xiao-Wu, XU Du, JIANG Yong-Ping, ZHOU Yan-Can. Analysis and Design of Basic ZigBee W ireless Network Routes [J]. Journal of Guangdong University of Technology, 2010, 27(2): 89-92.